Tech News
Back to home
Technology

Reducing Risk Early: Multi-Die Design Feasibility Exploration

Source

SemiWiki

Published

TL;DR

AI Generated

The semiconductor industry is shifting towards multi-die architectures for improved performance and efficiency. However, this approach introduces complexity in design decisions. Feasibility exploration is crucial in evaluating multi-die design architectures early on to prevent issues in manufacturability and reliability. Modeling techniques like pixel-based power delivery network modeling and simplified bump and TSV models aid in rapid exploration. The Synopsys 3DIC Compiler platform streamlines feasibility exploration by integrating modeling, analysis, and visualization capabilities. Feasibility exploration sets the stage for detailed interconnect planning in multi-die implementations.

Read Full Article

Similar Articles

Scaling Multi-Die Connectivity: Automated Routing for High-Speed Interfaces

Scaling Multi-Die Connectivity: Automated Routing for High-Speed Interfaces

The article discusses the importance of automated routing for high-speed interfaces in multi-die systems adopting advanced interconnect standards like High-Bandwidth Memory (HBM) and Universal Chiplet Interconnect Express (UCIe). These standards require dense interconnect fabrics while maintaining signal integrity and performance, making automated routing methodologies essential. Challenges in multi-die interfaces include routing congestion, signal integrity concerns, and complex routing paths due to die placement and alignment. Early feasibility analysis and automated routing solutions are crucial for efficient implementation and optimizing electrical performance. The Synopsys 3DIC Compiler platform offers automated routing solutions for high-bandwidth die-to-die interconnects, supporting specialized capabilities for HBM and UCIe to accelerate implementation timelines and reduce design risk.

SemiWiki•
SemiEngineering

The Rise Of AI Co-Processors

AI workloads present challenges due to evolving algorithms and varying data types. AI computations require high utilization rates, especially with advanced AI. Amol Borkar from Cadence discusses the rise of AI co-processors and their comparison to CPUs, GPUs, and DSPs. The article explores the role of AI co-processors in multi-die systems.

SemiEngineering•
SemiEngineering

Chiplet Design Considerations

Chiplets are being used to increase compute capacity and I/O bandwidth by splitting SoC functionality into smaller dies integrated into a single system in package (SIP). Designers must consider system partitioning, process node selection, and die-to-die connectivity when designing chiplets. Advanced packaging options like interposers and RDL interposers with silicon bridges present new challenges in mechanical form factors, signal integrity, and power integrity analysis. Designers also need to focus on security considerations like authentication, data encryption, and secure boot processes in multi-die designs. System-level simulation and collaboration with companies like Synopsys can help optimize chiplet subsystem integration for efficient time-to-market delivery.

SemiEngineering•
Advanced Part Average Testing For Chips

Advanced Part Average Testing For Chips

Part average testing for semiconductor chips is becoming more complex at advanced nodes and in multi-die assemblies. Previously, this testing method generated a Gaussian distribution that made identifying outliers easier, but this is no longer the case due to advanced packaging and designs. Aftkhar Aslam, CEO of yieldWerx, discusses the challenges of low yield in these chips, the necessity of multi-modal approaches for good yield, and how neighboring dies can complicate the testing process. These advancements require a deeper understanding of unique attributes like wafer thickness and zonal issues to determine applicable rules.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.