Tech News
Back to home
Technology

Chiplet Design Considerations

Source

SemiEngineering

Published

TL;DR

AI Generated

Chiplets are being used to increase compute capacity and I/O bandwidth by splitting SoC functionality into smaller dies integrated into a single system in package (SIP). Designers must consider system partitioning, process node selection, and die-to-die connectivity when designing chiplets. Advanced packaging options like interposers and RDL interposers with silicon bridges present new challenges in mechanical form factors, signal integrity, and power integrity analysis. Designers also need to focus on security considerations like authentication, data encryption, and secure boot processes in multi-die designs. System-level simulation and collaboration with companies like Synopsys can help optimize chiplet subsystem integration for efficient time-to-market delivery.

Read Full Article

Similar Articles

China's 96-core x86 CPU taps chiplet design to rival AMD EPYC and Intel Xeon — 13 chiplets per processor provide up to 384 cores on a single motherboard, but no word on power consumption

China's 96-core x86 CPU taps chiplet design to rival AMD EPYC and Intel Xeon — 13 chiplets per processor provide up to 384 cores on a single motherboard, but no word on power consumption

Zhaoxin has unveiled its next-generation Kaisheng KH-50000 processors, featuring a chiplet design with up to 96 cores, rivaling AMD and Intel server chips. The KH-50000 supports 12 channels of DDR5-5200 RAM, 128 PCIe 5.0 lanes, and 16 PCIe 4.0 lanes. It also includes support for x86 instructions, virtualization, and China's encryption standards. The processor's power consumption and TDP remain undisclosed, but its design allows for efficient utilization of older process nodes. Despite potential challenges, Zhaoxin aims to make significant strides in the domestic market with its latest server chip.

Tom's Hardware•
Benefits And Challenges Of Using Chiplets

Benefits And Challenges Of Using Chiplets

Moving to chiplets allows for more features in a smaller space, potentially leading to increased processing power, simpler designs, and higher yields. However, integrating chiplets is complex and involves considerations like coherent versus non-coherent interfaces and the choice between heterogeneous and homogeneous chiplets. Ashley Stevens from Arteris discusses the challenges and impacts of using chiplets in designs.

SemiEngineering•
SemiEngineering

Making SoC Integration Simple – Achieve Higher Productivity and Quality

The article discusses the complexities of developing large-scale semiconductors, particularly with the increasing use of up to 1000 IP cores in chips. It highlights how advancements in technology, software environments, and verification models are making chip design more manageable. Tools are available to streamline the process of connecting modules, reducing assembly time from weeks to days. The article emphasizes how these solutions can enhance productivity and quality for engineering teams, ultimately leading to quicker technological advancements.

SemiEngineering•
Advanced Part Average Testing For Chips

Advanced Part Average Testing For Chips

Part average testing for semiconductor chips is becoming more complex at advanced nodes and in multi-die assemblies. Previously, this testing method generated a Gaussian distribution that made identifying outliers easier, but this is no longer the case due to advanced packaging and designs. Aftkhar Aslam, CEO of yieldWerx, discusses the challenges of low yield in these chips, the necessity of multi-modal approaches for good yield, and how neighboring dies can complicate the testing process. These advancements require a deeper understanding of unique attributes like wafer thickness and zonal issues to determine applicable rules.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.