Tech News
Back to home
Technology

Making SoC Integration Simple – Achieve Higher Productivity and Quality

Source

SemiEngineering

Published

TL;DR

AI Generated

The article discusses the complexities of developing large-scale semiconductors, particularly with the increasing use of up to 1000 IP cores in chips. It highlights how advancements in technology, software environments, and verification models are making chip design more manageable. Tools are available to streamline the process of connecting modules, reducing assembly time from weeks to days. The article emphasizes how these solutions can enhance productivity and quality for engineering teams, ultimately leading to quicker technological advancements.

Read Full Article

Similar Articles

Benefits And Challenges Of Using Chiplets

Benefits And Challenges Of Using Chiplets

Moving to chiplets allows for more features in a smaller space, potentially leading to increased processing power, simpler designs, and higher yields. However, integrating chiplets is complex and involves considerations like coherent versus non-coherent interfaces and the choice between heterogeneous and homogeneous chiplets. Ashley Stevens from Arteris discusses the challenges and impacts of using chiplets in designs.

SemiEngineering•
SemiEngineering

Chiplet Design Considerations

Chiplets are being used to increase compute capacity and I/O bandwidth by splitting SoC functionality into smaller dies integrated into a single system in package (SIP). Designers must consider system partitioning, process node selection, and die-to-die connectivity when designing chiplets. Advanced packaging options like interposers and RDL interposers with silicon bridges present new challenges in mechanical form factors, signal integrity, and power integrity analysis. Designers also need to focus on security considerations like authentication, data encryption, and secure boot processes in multi-die designs. System-level simulation and collaboration with companies like Synopsys can help optimize chiplet subsystem integration for efficient time-to-market delivery.

SemiEngineering•
SemiEngineering

FuSa Flow For Achieving An ASIL-C Safety Architecture

The article discusses the importance of ISO 26262 in ensuring the functional safety of electrical and electronic systems in road vehicles, emphasizing specific random hardware failure rate targets for each automotive safety integrity level (ASIL). Siemens EDA offers tools to mitigate both systematic and random faults, focusing on achieving ISO 26262 ASIL compliance for developers of automotive ICs/SoCs. The FuSa tools provided by Siemens include safety analysis and validation tools like Questa One VIQ Compliance Advisor and Questa One Safety Analyzer, aiding in early-stage ASIL metrics and fault mitigation. Challenges posed by ISO 26262 include improved product quality but increased costs and technical complexities in developing ICs/SoCs for the automotive market. Achieving ASIL-C requires meeting specific fault metrics and ensuring traceability in the development process.

SemiEngineering•
Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.