Tech News
Back to home
Technology

Benefits And Challenges Of Using Chiplets

Source

SemiEngineering

Published

TL;DR

AI Generated

Moving to chiplets allows for more features in a smaller space, potentially leading to increased processing power, simpler designs, and higher yields. However, integrating chiplets is complex and involves considerations like coherent versus non-coherent interfaces and the choice between heterogeneous and homogeneous chiplets. Ashley Stevens from Arteris discusses the challenges and impacts of using chiplets in designs.

Read Full Article

Similar Articles

Potential Route To Photonic FPCA Using NV Low-Loss Phase Change Material (Oxford)

Potential Route To Photonic FPCA Using NV Low-Loss Phase Change Material (Oxford)

Researchers at the University of Oxford have published a technical paper on a new approach to photonic networks using a nonvolatile low-loss phase-change material. The paper introduces a programmable recirculating mesh unit cell based on the material Sb2Se3, showcasing ultrashort active length, high-extinction switching, broadband operation, and low insertion loss. This work lays the foundation for nonvolatile field-programmable coupler arrays (nv-FPCAs) and zero-static power reconfigurable optical interconnects. The technology aims to significantly reduce footprint and power consumption compared to existing techniques.

SemiEngineering•
Transforming DRC Closure At Advanced Nodes

Transforming DRC Closure At Advanced Nodes

The article discusses the challenges of Design Rule Checking (DRC) at advanced nodes, particularly for SoCs at 2 nm or below. Traditional DRC processes can result in billions of violations, making it difficult to prioritize and fix issues efficiently. The solution lies in real-time, AI-powered analysis tools that provide actionable insights as violations are detected, enabling engineers to address issues promptly. By utilizing instance-complete analysis, AI-driven grouping, parallel DRC debug capabilities, clear status tracking, and global filters, teams can streamline the DRC closure process, leading to significant time savings and improved efficiency in chip design.

SemiEngineering•
SemiEngineering

Can Edge AI Keep Up?

Experts discuss the challenges of keeping edge AI architectures adaptable while maintaining power, performance, and area targets. The cadence for model updates varies by application, with some industries experiencing rapid changes while others remain more static. Heterogeneous architectures and robust software/compiler toolchains are crucial for balancing adaptability with efficiency. The discussion includes insights from industry leaders at Arm, Cadence, Expedera, Mixel, Quadric, Rambus, Siemens EDA, and Synopsys on the evolving landscape of AI model development and hardware design.

SemiEngineering•
SemiEngineering

Blog Review: Apr. 22

Siemens EDA, Synopsys, Cadence, Keysight, Arm, and SEMI experts discuss various tech topics in the latest blog review. Topics include coverage closure challenges in verification, electromagnetic simulation for accurate resistance models, verification complexities of CXL 4.0, ATM security risks, Arm Performance Libraries updates, sensor evolution, and more. Additionally, there are insights on advanced nodes, GaN transistors, DRAM performance, and MLF packaging methods in the Manufacturing, Packaging & Materials newsletter.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.