Tech News
Back to home
Technology

Semiconductor Virtual Fabrication And Its Applications

Source

SemiEngineering

Published

TL;DR

AI Generated

Semiverse Solutions highlights how SEMulator3D software can enhance semiconductor engineering through virtual fabrication. The platform aids in prototyping, unit process development, process targeting, and stress evolution analysis in semiconductor structures. Virtual fabrication reduces trial-and-error experimentation, optimizes manufacturing settings, and predicts performance without costly physical testing. Case studies demonstrate the benefits of virtual fabrication in reducing engineering workloads, cutting R&D costs, and accelerating process development in semiconductor technologies. The article emphasizes the importance of embracing a seamless physical-virtual semiconductor ecosystem for future advancements.

Read Full Article

Similar Articles

'Beyond EUV' chipmaking tech pushes Soft X-Ray lithography closer to challenging Hyper-NA EUV — 'B-EUV' uses new resist chemistry to make smaller chips

'Beyond EUV' chipmaking tech pushes Soft X-Ray lithography closer to challenging Hyper-NA EUV — 'B-EUV' uses new resist chemistry to make smaller chips

Researchers at Johns Hopkins University have introduced a new chipmaking method using Soft X-rays with a wavelength of 6.5nm to 6.7nm, aiming to achieve resolutions of 5nm and below. This 'beyond-EUV' technology could potentially challenge the current industry-standard EUV lithography. By utilizing metals like zinc, the team found that B-EUV light can trigger chemical reactions in organic compounds, enabling the creation of fine patterns on semiconductor wafers. While challenges remain, this innovative approach offers a promising step towards developing smaller and more advanced chips.

Tom's Hardware•
Intel CFO confirms that 14A will be more expensive to use than 18A — Intel expects 14A fabrication process to offer 15-20% better performance-per-watt or 25-35% lower power consumption compared to 18A

Intel CFO confirms that 14A will be more expensive to use than 18A — Intel expects 14A fabrication process to offer 15-20% better performance-per-watt or 25-35% lower power consumption compared to 18A

Intel's CFO confirms that the 14A fabrication process will be more expensive than the upcoming 18A, due to the use of ASML's advanced lithography machine. The 14A process is expected to offer 15-20% better performance-per-watt and 25-35% lower power consumption compared to 18A, featuring innovations like RibbonFET 2 and Turbo Cells. Intel needs external customers to justify the higher costs of 14A, as the company may cancel the node if it doesn't secure significant customers. The use of High-NA EUV lithography in 14A will increase wafer costs but enhance chip performance.

Tom's Hardware•
SemiEngineering

Chip Industry Technical Paper Roundup: Sept 8

The article highlights new technical papers added to Semiconductor Engineering's library, covering various topics in the chip industry. Papers include discussions on memory limits and opportunities by Stanford University, leveraging 3D technologies for hardware security by UCSB and Columbia University, large language models for electronic design automation by multiple universities, and more. Other topics covered include simulating hardware for high-level synthesis designs, balancing power and performance in multi-core systems, and exploring new tools for processing-in-memory architectures. Additionally, there are papers on modulators for high-speed communications, MRAM bitcell scaling, and cybersecurity threats in AI system development.

SemiEngineering•
SemiEngineering

Challenges In Stacking HBM

AI data centers are aiming for denser high-bandwidth memory, with stacking layers expected to increase from 8 to 24 by 2030. The main challenge lies in the interconnects and aligning microbumps, particularly as bump pitch decreases to less than 10 microns at 16 layers. Damon Tsai from Onto Innovation discusses strategies to reduce stress-induced warpage, necessary changes in HBM architectures, and the implications of incorporating hybrid bonding and co-packaged optics in these devices. The article highlights the complexities and advancements needed in stacking HBM to meet future demands in semiconductor engineering.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.