Back to home
Technology

'Beyond EUV' chipmaking tech pushes Soft X-Ray lithography closer to challenging Hyper-NA EUV — 'B-EUV' uses new resist chemistry to make smaller chips

Source

Tom's Hardware

Published

TL;DR

AI Generated

Researchers at Johns Hopkins University have introduced a new chipmaking method using Soft X-rays with a wavelength of 6.5nm to 6.7nm, aiming to achieve resolutions of 5nm and below. This 'beyond-EUV' technology could potentially challenge the current industry-standard EUV lithography. By utilizing metals like zinc, the team found that B-EUV light can trigger chemical reactions in organic compounds, enabling the creation of fine patterns on semiconductor wafers. While challenges remain, this innovative approach offers a promising step towards developing smaller and more advanced chips.

Read Full Article

Similar Articles

China bets on DUV as EUV blockade reshapes chipmaking — but it won't dethrone ASML's advanced lithography, for now

China bets on DUV as EUV blockade reshapes chipmaking — but it won't dethrone ASML's advanced lithography, for now

Due to U.S. pressure, Dutch officials blocked ASML from exporting EUV lithography systems to China, leading to a semiconductor cold war. China is now relying on older DUV machines for chip production and is working on developing local replacements. The U.S. has imposed sanctions on advanced lithography systems, pushing China to pursue self-sufficiency in chipmaking. While China's DUV technology lags behind ASML's EUV, the country is focused on reducing dependence on imported tools and closing the technological gap in the long term. The semiconductor cold war is reshaping the global chipmaking landscape, with China aiming for eventual independence despite facing challenges in the short term.

Tom's Hardware
Intel CFO confirms that 14A will be more expensive to use than 18A — Intel expects 14A fabrication process to offer 15-20% better performance-per-watt or 25-35% lower power consumption compared to 18A

Intel CFO confirms that 14A will be more expensive to use than 18A — Intel expects 14A fabrication process to offer 15-20% better performance-per-watt or 25-35% lower power consumption compared to 18A

Intel's CFO confirms that the 14A fabrication process will be more expensive than the upcoming 18A, due to the use of ASML's advanced lithography machine. The 14A process is expected to offer 15-20% better performance-per-watt and 25-35% lower power consumption compared to 18A, featuring innovations like RibbonFET 2 and Turbo Cells. Intel needs external customers to justify the higher costs of 14A, as the company may cancel the node if it doesn't secure significant customers. The use of High-NA EUV lithography in 14A will increase wafer costs but enhance chip performance.

Tom's Hardware
SemiEngineering

Semiconductor Virtual Fabrication And Its Applications

Semiverse Solutions highlights how SEMulator3D software can enhance semiconductor engineering through virtual fabrication. The platform aids in prototyping, unit process development, process targeting, and stress evolution analysis in semiconductor structures. Virtual fabrication reduces trial-and-error experimentation, optimizes manufacturing settings, and predicts performance without costly physical testing. Case studies demonstrate the benefits of virtual fabrication in reducing engineering workloads, cutting R&D costs, and accelerating process development in semiconductor technologies. The article emphasizes the importance of embracing a seamless physical-virtual semiconductor ecosystem for future advancements.

SemiEngineering
Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.