Tech News
Back to home
Technology

Intel CFO confirms that 14A will be more expensive to use than 18A — Intel expects 14A fabrication process to offer 15-20% better performance-per-watt or 25-35% lower power consumption compared to 18A

Source

Tom's Hardware

Published

TL;DR

AI Generated

Intel's CFO confirms that the 14A fabrication process will be more expensive than the upcoming 18A, due to the use of ASML's advanced lithography machine. The 14A process is expected to offer 15-20% better performance-per-watt and 25-35% lower power consumption compared to 18A, featuring innovations like RibbonFET 2 and Turbo Cells. Intel needs external customers to justify the higher costs of 14A, as the company may cancel the node if it doesn't secure significant customers. The use of High-NA EUV lithography in 14A will increase wafer costs but enhance chip performance.

Read Full Article

Similar Articles

Intel's roadmaps examined — 14A, Nova Lake, Diamond Rapids & AI accelerator push

Intel's roadmaps examined — 14A, Nova Lake, Diamond Rapids & AI accelerator push

Intel's 2026 roadmap includes Panther Lake, the first consumer chip on Intel 18A, and Clearwater Forest, the Xeon E-core server CPU, showcasing Intel's foundry business. Intel is shipping the AI data center chip Gaudi 3 and redirecting its GPU roadmap towards inference workloads with Crescent Island. Nova Lake is expected to follow Panther Lake, and Diamond Rapids will be an exclusively 16-channel platform. Intel's AI accelerator portfolio includes Gaudi 3, Crescent Island, and the upcoming Jaguar Shores, with a focus on inference workloads. Intel's process nodes like Intel 4, Intel 3, Intel 18A, and upcoming Intel 14A are key to its future roadmap success.

Tom's Hardware•
IBM and Lam's new partnership paves the way toward sub-1nm logic using High-NA EUV — Albany lab to pioneer dry resist process integration

IBM and Lam's new partnership paves the way toward sub-1nm logic using High-NA EUV — Albany lab to pioneer dry resist process integration

IBM and Lam Research have partnered to develop materials and processes for scaling logic chips below 1nm using high-NA EUV lithography and Lam's Aether dry resist technology at IBM Research's NY Creates Albany NanoTech Complex. The collaboration aims to validate full process flows for nanosheet and nanostack device architectures and backside power delivery, leveraging Lam's etch platforms and deposition systems. Aether's dry resist process, which uses vapor-phase precursors and plasma-based development, absorbs more EUV light, reducing exposure dose and enabling single-print patterning at advanced nodes. The partnership signifies Lam's push towards establishing Aether as the go-to dry resist solution for high-NA EUV logic, potentially opening up new revenue streams beyond etch and deposition tools.

Tom's Hardware•
'Beyond EUV' chipmaking tech pushes Soft X-Ray lithography closer to challenging Hyper-NA EUV — 'B-EUV' uses new resist chemistry to make smaller chips

'Beyond EUV' chipmaking tech pushes Soft X-Ray lithography closer to challenging Hyper-NA EUV — 'B-EUV' uses new resist chemistry to make smaller chips

Researchers at Johns Hopkins University have introduced a new chipmaking method using Soft X-rays with a wavelength of 6.5nm to 6.7nm, aiming to achieve resolutions of 5nm and below. This 'beyond-EUV' technology could potentially challenge the current industry-standard EUV lithography. By utilizing metals like zinc, the team found that B-EUV light can trigger chemical reactions in organic compounds, enabling the creation of fine patterns on semiconductor wafers. While challenges remain, this innovative approach offers a promising step towards developing smaller and more advanced chips.

Tom's Hardware•
SemiEngineering

Semiconductor Virtual Fabrication And Its Applications

Semiverse Solutions highlights how SEMulator3D software can enhance semiconductor engineering through virtual fabrication. The platform aids in prototyping, unit process development, process targeting, and stress evolution analysis in semiconductor structures. Virtual fabrication reduces trial-and-error experimentation, optimizes manufacturing settings, and predicts performance without costly physical testing. Case studies demonstrate the benefits of virtual fabrication in reducing engineering workloads, cutting R&D costs, and accelerating process development in semiconductor technologies. The article emphasizes the importance of embracing a seamless physical-virtual semiconductor ecosystem for future advancements.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.