Technology

Catching Critical Defects In TSVs And Stacked Chips

Source

SemiEngineering

Published

Feb 10, 2026

TL;DR

AI Generated

The article discusses the challenges in identifying critical defects in through-silicon vias (TSVs) and stacked chips due to high process variation in advanced packaging architectures. The use of AI is highlighted as a solution to distinguish between yield-killing and nuisance variations, reducing false positives. Various inspection methods, such as optical/IR, electron beam, X-ray, and acoustic modalities, are being employed to test TSV structures non-destructively. The article emphasizes the importance of new tools and technologies in detecting defects in 2.5D and 3D multi-chiplet assemblies to ensure long-term reliability and performance.

Read Full Article

Panel-Level Packaging’s Second Wave Meets Engineering Reality

Panel-level packaging is gaining traction due to economic pressures and the increasing size of AI accelerators and HPC packages. Glass substrates are being explored to address warpage and dimensional stability issues, but they introduce new failure modes that require material solutions. Challenges in panel-level processing include materials and process integration, not just packaging problems. The industry is moving towards panels driven by economic and technological shifts, but solving these challenges requires a holistic approach.

SemiEngineering•

2 weeks ago

SemiEngineering

The Thermal And Power Realities Of The AI Era

The article discusses the significant energy consumption challenges posed by the rapid growth of AI, with data centers globally consuming large amounts of electricity. To address this, the industry is moving towards multi-die architectures and advanced packaging to reduce energy requirements for computing. The shift to 3D stacking and chiplets is driving growth in the advanced packaging market. However, challenges like thermal management, interconnect parasitics, and power delivery architectures need to be overcome through industry-wide collaboration. The SEMI Advanced Packaging and Heterogeneous Integration Technology Coalition is focusing on developing common standards and technology roadmaps to tackle these issues collectively.

SemiEngineering•

2 weeks ago

Intel's EMIB-T packaging technology set for fab rollout this year — as TSMC CoWoS capacity remains limited,EMIB-T is preparing for advanced AI accelerator designs

Intel's EMIB-T packaging technology, an advanced variant of Intel's embedded bridge technology, is set to enter production fab rollout this year. This technology, which incorporates through silicon vias (TSVs), is designed to address limitations in high-power AI accelerator designs, offering improved power delivery and package scaling. Intel Foundry is close to securing significant deals in revenue through advanced packaging, with EMIB-T driving customer interest. The technology aims to convert Intel's packaging capabilities into revenue from AI accelerators, positioning it as a key player in the tech industry. Despite TSMC's limited CoWoS capacity, Intel's EMIB-T is poised to make a significant impact in the market, offering cost-effective and efficient packaging solutions for advanced semiconductor designs.

Tom's Hardware•

3 weeks ago

Intel reportedly in talks with Google and Amazon over advanced packaging — major customers could take advantage of EMIB-T later this year

Intel is reportedly in discussions with Google and Amazon to provide advanced chip packaging services for their custom AI processors. These talks could lead to significant revenue for Intel Foundry, with potential deals worth billions of dollars per year. The focus is on Intel's advanced packaging technologies like EMIB and Foveros, with the upcoming EMIB-T expected to enhance power delivery and signal integrity. Intel is expanding its packaging capacity across multiple countries, including new facilities in New Mexico, Malaysia, and plans for additional sites in South Korea, Portugal, and Arizona. The importance of chip packaging for AI computing is emphasized by Intel executives, with packaging revenue projections exceeding $1 billion and aiming for 40% gross margins.