Back to home

Articles tagged with "SoC, Interconnects, Scalability"

Challenges In Moving Data In Chips

Challenges In Moving Data In Chips

The article discusses the challenges of moving data within chips, especially in multi-die assemblies, due to the increasing number of processes and data volumes from AI and sensors. Andy Nightingale from Arteris explains the need to prioritize signal routing, manage quality of service for IP blocks, and consider coherent versus non-coherent approaches. The focus is on ensuring the right data reaches shared memories at the right time to scale up and out designs efficiently.

SemiEngineering

No more articles to load

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.