Technology

The Chronicle of TSMC CoWoS

Source

SemiWiki

Published

Jan 28, 2026

TL;DR

AI Generated

TSMC's CoWoS (Chip-on-Wafer-on-Substrate) technology has revolutionized high-performance system architecture by enabling advanced packaging solutions. CoWoS integrates logic dies and memory stacks on a silicon interposer, boosting memory bandwidth and energy efficiency significantly. The technology has evolved to support multiple HBM stacks and chiplet-based architectures, becoming a platform for heterogeneous integration. CoWoS has become crucial in AI acceleration, where system performance is limited by memory bandwidth and interposer capacity. The ongoing advancements in CoWoS highlight how integration, not just miniaturization, shapes the future of computing by emphasizing the importance of interconnectivity and proximity in system design.

Read Full Article

Disaggregating LLM Inference: Inside the SambaNova Intel Heterogeneous Compute Blueprint

SambaNova Systems and Intel have introduced a blueprint for heterogeneous inference that optimizes modern large language model (LLM) workloads by utilizing specialized hardware for different phases of inference: GPUs for prefill, SambaNova RDUs for decode, and Intel Xeon 6 CPUs for agentic tools and orchestration. This approach addresses the complexity of agentic AI systems with varying compute demands. By isolating tasks onto specific hardware, the architecture improves efficiency, scalability, and cost-effectiveness. The design reflects a shift towards specialized compute fabrics and better supports the evolving landscape of AI reasoning systems.

SemiWiki•

1 week ago

SemiEngineering

Panel-Level Packaging’s Second Wave Meets Engineering Reality

Panel-level packaging is gaining traction due to economic pressures and the increasing size of AI accelerators and HPC packages. Glass substrates are being explored to address warpage and dimensional stability issues, but they introduce new failure modes that require material solutions. Challenges in panel-level processing include materials and process integration, not just packaging problems. The industry is moving towards panels driven by economic and technological shifts, but solving these challenges requires a holistic approach.

SemiEngineering•

2 weeks ago

SemiEngineering

The Thermal And Power Realities Of The AI Era

The article discusses the significant energy consumption challenges posed by the rapid growth of AI, with data centers globally consuming large amounts of electricity. To address this, the industry is moving towards multi-die architectures and advanced packaging to reduce energy requirements for computing. The shift to 3D stacking and chiplets is driving growth in the advanced packaging market. However, challenges like thermal management, interconnect parasitics, and power delivery architectures need to be overcome through industry-wide collaboration. The SEMI Advanced Packaging and Heterogeneous Integration Technology Coalition is focusing on developing common standards and technology roadmaps to tackle these issues collectively.

SemiEngineering•

2 weeks ago

Intel's EMIB-T packaging technology set for fab rollout this year — as TSMC CoWoS capacity remains limited,EMIB-T is preparing for advanced AI accelerator designs

Intel's EMIB-T packaging technology, an advanced variant of Intel's embedded bridge technology, is set to enter production fab rollout this year. This technology, which incorporates through silicon vias (TSVs), is designed to address limitations in high-power AI accelerator designs, offering improved power delivery and package scaling. Intel Foundry is close to securing significant deals in revenue through advanced packaging, with EMIB-T driving customer interest. The technology aims to convert Intel's packaging capabilities into revenue from AI accelerators, positioning it as a key player in the tech industry. Despite TSMC's limited CoWoS capacity, Intel's EMIB-T is poised to make a significant impact in the market, offering cost-effective and efficient packaging solutions for advanced semiconductor designs.

Tom's Hardware•

3 weeks ago