Technology

New Challenges In Signoff

Source

SemiEngineering

Published

Mar 3, 2026

TL;DR

AI Generated

The article discusses the increasing challenges in signoff processes due to multi-die assemblies and advanced process nodes. With more corner cases and data to consider, there is no room for delays in delivery schedules. Marc Heyberger from Cadence Design Systems talks about full-chip timing, flat versus hierarchical timing analysis, the development of full 3D-ICs, and the role of AI in addressing these challenges. Key topics include Cadence ECOs, signoff, timing analysis, and verification.

Read Full Article

Optimal Surface Condition For Improved Cu-to-Cu Direct Bonding (NCHU, Osaka Univ.)

Researchers from National Chung Hsing University (NCHU) and Osaka University published a technical paper on enhancing copper-to-copper direct bonding for 3D integrated circuits. The study introduced a hybrid surface pretreatment method using plasmas and pulsed high-energy flash irradiations to modify copper surface conditions, improving bonding performance. The research aims to support fine-pitch vertical interconnects and heterogeneous integration in 3D ICs. The paper provides insights into optimizing surface conditions for improved Cu-to-Cu direct bonding, crucial for advanced semiconductor manufacturing processes.

SemiEngineering•

3 months ago

SemiEngineering

Reliability And Traceability In Advanced Packages

The article discusses the challenges of ensuring reliability and traceability in advanced packages, especially in multi-die assemblies. Moving from planar SoCs to advanced packages can enhance performance and flexibility in large designs that don't fit on a single die. Various packaging options like 2.5D, fan-out wafer-level packaging, and 3D-ICs introduce complexities in data collection and analysis. Afkhar Aslam, CEO of yieldWerx, explains how to identify the root cause of failures, the impact of different materials and bonding methods, and potential issues that can arise in the process.

SemiEngineering•

5 months ago

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki•

5 hours ago

MindsEye's sabotage mission is being slammed as dull and pointless

Build A Rocket Boy accuses individuals of sabotaging MindsEye's launch, spending over €1 million on damaging efforts. The studio integrates the controversy into a new in-game mission, Blacklist, to showcase evidence of sabotage to players. However, reports describe the mission as lackluster and failing to deliver a compelling narrative. Critics attribute the launch issues to internal problems, such as management and design decisions, casting doubt on the sabotage claims. The saga continues as MindsEye's post-launch turmoil unfolds.

TweakTown•