Tech News
Back to home
Technology

Reliability And Traceability In Advanced Packages

Source

SemiEngineering

Published

TL;DR

AI Generated

The article discusses the challenges of ensuring reliability and traceability in advanced packages, especially in multi-die assemblies. Moving from planar SoCs to advanced packages can enhance performance and flexibility in large designs that don't fit on a single die. Various packaging options like 2.5D, fan-out wafer-level packaging, and 3D-ICs introduce complexities in data collection and analysis. Afkhar Aslam, CEO of yieldWerx, explains how to identify the root cause of failures, the impact of different materials and bonding methods, and potential issues that can arise in the process.

Read Full Article

Similar Articles

SemiEngineering

Panel-Level Packaging’s Second Wave Meets Engineering Reality

Panel-level packaging is gaining traction due to economic pressures and the increasing size of AI accelerators and HPC packages. Glass substrates are being explored to address warpage and dimensional stability issues, but they introduce new failure modes that require material solutions. Challenges in panel-level processing include materials and process integration, not just packaging problems. The industry is moving towards panels driven by economic and technological shifts, but solving these challenges requires a holistic approach.

SemiEngineering•
SemiEngineering

The Thermal And Power Realities Of The AI Era

The article discusses the significant energy consumption challenges posed by the rapid growth of AI, with data centers globally consuming large amounts of electricity. To address this, the industry is moving towards multi-die architectures and advanced packaging to reduce energy requirements for computing. The shift to 3D stacking and chiplets is driving growth in the advanced packaging market. However, challenges like thermal management, interconnect parasitics, and power delivery architectures need to be overcome through industry-wide collaboration. The SEMI Advanced Packaging and Heterogeneous Integration Technology Coalition is focusing on developing common standards and technology roadmaps to tackle these issues collectively.

SemiEngineering•
Why we spent 50+ hours retesting Intel’s Core Ultra 270K Plus and 250K Plus

Why we spent 50+ hours retesting Intel’s Core Ultra 270K Plus and 250K Plus

The article discusses the extensive retesting of Intel's Core Ultra 270K Plus and 250K Plus CPUs due to initially unbelievable benchmark results that turned out to be accurate representations of the chips' performance. The challenges in benchmarking Intel's Arrow Lake Refresh CPUs, such as discrepancies in performance across different workloads, are highlighted. Despite the impressive performance of the CPUs, there are concerns about the reliability of the benchmark results due to the radical architecture shift in Arrow Lake CPUs. The article emphasizes the value-oriented nature of the 270K Plus and 250K Plus CPUs and the importance of Intel's positioning in the consumer CPU market with these chips. Additionally, it raises concerns about the socket longevity of the LGA 1851 socket used by these CPUs and looks ahead to Intel's Nova Lake platform for future developments.

Tom's Hardware•
SemiEngineering

Silent Data Corruption: A Major Reliability Challenge in Large-Scale LLM Training (TU Berlin)

Researchers at Technische Universitat Berlin published a technical paper on the challenges of Silent Data Corruption (SDC) in Large Language Model (LLM) training. As LLMs grow in size, hardware-induced faults like SDC can bypass detection mechanisms, leading to severe consequences during training. The study explores how intermittent SDC impacts LLM pretraining, highlighting the sensitivity of different factors like bit positions and kernel functions. The research proposes a lightweight detection method to identify harmful parameter updates and demonstrates the effectiveness of recomputing training steps upon detection in mitigating corruption.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.