Back to home
Technology

Marginal Wafer Defects Can Slip Past Electrical Testing

Source

SemiEngineering

Published

TL;DR

AI Generated

Electrical testing of semiconductor wafers may not catch all marginal defects that could lead to chip failures in the field. These defects, while not immediately fatal, can cause reliability issues over time due to thermal and electrical stresses. High-speed in-line macro defect inspection can provide early defect information that electrical testing might miss, improving yields and inspections. Automated macro defect inspection systems, like the EagleView from Microtronic, offer quick full-wafer inspection without the need for recipes, allowing fabs to catch problems earlier and take corrective actions to reduce costs and increase yields.

Read Full Article

Similar Articles

Advanced Part Average Testing For Chips

Advanced Part Average Testing For Chips

Part average testing for semiconductor chips is becoming more complex at advanced nodes and in multi-die assemblies. Previously, this testing method generated a Gaussian distribution that made identifying outliers easier, but this is no longer the case due to advanced packaging and designs. Aftkhar Aslam, CEO of yieldWerx, discusses the challenges of low yield in these chips, the necessity of multi-modal approaches for good yield, and how neighboring dies can complicate the testing process. These advancements require a deeper understanding of unique attributes like wafer thickness and zonal issues to determine applicable rules.

SemiEngineering
Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki
MindsEye's sabotage mission is being slammed as dull and pointless

MindsEye's sabotage mission is being slammed as dull and pointless

Build A Rocket Boy accuses individuals of sabotaging MindsEye's launch, spending over €1 million on damaging efforts. The studio integrates the controversy into a new in-game mission, Blacklist, to showcase evidence of sabotage to players. However, reports describe the mission as lackluster and failing to deliver a compelling narrative. Critics attribute the launch issues to internal problems, such as management and design decisions, casting doubt on the sabotage claims. The saga continues as MindsEye's post-launch turmoil unfolds.

TweakTown
3DPrint.com

The Additive Chicken Coop, Part II: Rescoping

The article discusses the second part of the Additive Chicken Coop project, focusing on rescaling the project. It highlights the challenges faced in enabling JavaScript and cookies to continue reading the content. The article provides insights into the technical aspects of the project and the strategies employed to address the issues encountered during the rescaling process.

3DPrint.com

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.