Tech News
Back to home
Technology

How TSMC managed to increase efficiency of ASML's EUV tools: System-level optimizations and in-house pellicles —chipmaker boosted EUV-driven wafer production by 30x over six years while reducing power consumption by 24%

Source

Tom's Hardware

Published

TL;DR

AI Generated

TSMC has significantly increased the efficiency of ASML's EUV lithography tools by implementing system-level optimizations and developing in-house pellicles. Over six years, TSMC boosted EUV-driven wafer production by 30 times while reducing power consumption by 24%. By refining exposure doses, upgrading photoresist materials, and enhancing scanner utilization efficiency, TSMC doubled wafer output per EUV tool per day since 2019. The company also made substantial advancements in pellicle technology, achieving longer lifespan, increased wafer output, and reduced defects. TSMC's efforts demonstrate its commitment to controlling the full EUV stack and improving energy efficiency in chip manufacturing.

Read Full Article

Similar Articles

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki•
ASML's roadmap for chipmaking lithography tools examined — from DUV to Low-NA, High-NA, Hyper-NA, and beyond

ASML's roadmap for chipmaking lithography tools examined — from DUV to Low-NA, High-NA, Hyper-NA, and beyond

ASML's roadmap for chipmaking lithography tools covers four generations of technology: DUV immersion, low-NA EUV, High-NA EUV, and a Hyper-NA concept for the 2030s. Each generation offers finer resolution at higher costs and complexity, impacting the pace of transistor scaling. TSMC opts for low-NA EUV for its upcoming nodes, while ASML's High-NA tools are being adopted by Intel, Samsung, and SK hynix. The company's roadmap includes advancements in resolution and throughput, with a focus on High-NA and future Hyper-NA systems. Challenges like pellicle development and export controls shape the landscape of lithography technology adoption.

Tom's Hardware•
More details emerge about how Intel now earns more revenue from each wafer by looking to the edges — analyst reports say reduced yield variability across each wafer leads to more sellable CPUs

More details emerge about how Intel now earns more revenue from each wafer by looking to the edges — analyst reports say reduced yield variability across each wafer leads to more sellable CPUs

Intel has seen improved revenue per wafer by reducing yield variability across each wafer, resulting in more sellable CPUs. The company's focus on tightening yield distribution across the wafer edges has led to increased margins and productivity. By implementing edge-specific process correction methods, Intel can extract more high-quality and sellable dies from a single wafer. These improvements are node-independent and have been attributed to disciplined execution improvements under new manufacturing leadership. Intel's efforts have led to better output and demand for CPUs, with even lower-quality chips now being sold as viable products.

Tom's Hardware•
Bolt Graphics tapes out its first Zeus GPU test chip on TSMC 12nm — firm touts 17x lower cost of compute

Bolt Graphics tapes out its first Zeus GPU test chip on TSMC 12nm — firm touts 17x lower cost of compute

Bolt Graphics has successfully taped out its first Zeus GPU test chip on TSMC's 12nm process, transitioning from FPGA emulation to manufactured silicon. The company claims a significant 17 times lower cost of compute with this move. The test chip will undergo customer benchmarking before a planned production increase in Q4 2027, targeting markets like HPC and graphics rendering. Bolt's Zeus GPU, initially introduced in 2025, aims to offer high performance and efficiency, with plans to utilize more advanced nodes for final production. The company's product pipeline exceeds $500 million, with significant interest from various stakeholders, though specific funding details remain undisclosed.

Tom's Hardware•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.