Tech News
Back to home
Technology

Driving Innovation in 3D IC: Chiplet Summit

Source

ElectronicDesign

Published

TL;DR

AI Generated

The article discusses the Chiplet Summit, focusing on driving innovation in 3D IC technology. It highlights the advantages of using chiplets in 3D IC solutions, such as overcoming the reticle limit for monolithic dies. The piece delves into the challenges faced by designers due to the increasing number of transistors and the growing gap between compute and memory speeds. It also explores the design considerations and benefits of moving towards chiplet-based 3D IC packaged systems, emphasizing the importance of interfaces like the Universal Chiplet Interconnect Express (UCIe). Additionally, the article touches on the role of EDA tools and standards like UCIe in developing advanced AI chips using 3D IC technology.

Read Full Article

Similar Articles

SemiEngineering

Chiplet Standards Aim For Plug-n-Play

Chiplet standards are crucial for creating a marketplace where chiplets can be easily interchanged like LEGOs. Various standards are being developed to ensure interoperability and physical composability of chiplets, including die-to-die interconnect standards like Bunch of Wires (BoW) and Universal Chiplet Interconnect Express (UCIe). These standards cover system architecture, security, power delivery, data semantics, physical placement, testing, and more. Organizations like the Open Compute Project (OCP) are leading efforts to standardize chiplet-related aspects, such as packaging descriptions and system architectures. The goal is to pave the way for a plug-and-play chiplet marketplace, although challenges related to practical and economic factors still exist.

SemiEngineering•
Siemens Wins Best in Show Award at Chiplet Summit and Targets Broad 3D IC Design Enablement

Siemens Wins Best in Show Award at Chiplet Summit and Targets Broad 3D IC Design Enablement

Siemens EDA won the Best in Show Award at the recent Chiplet Summit for its Innovator3D IC™ solution in the Packaging: Design category. The award recognizes Siemens' commitment to delivering cutting-edge technologies for semiconductor development. The company aims to accelerate the design of next-generation semiconductors by offering a system-level design approach that optimizes heterogeneous dies, chiplets, interposers, and packages within a unified flow. Siemens is focusing on integrating various tools to address the complexities of 3D IC design, with a team of senior architects and engineers working on complete solutions. The company is also exploring innovations in materials, such as organic interposers, to enhance 3D IC design capabilities.

SemiWiki•
WEBINAR: Outrunning the Data Wave – Why we need to keep pace with the coming 400% data surge

WEBINAR: Outrunning the Data Wave – Why we need to keep pace with the coming 400% data surge

The semiconductor manufacturing industry is facing a significant surge in data volume, with data growth projected to reach 400% or more by 2030. To keep pace with this data wave, the industry is adopting advanced semiconductor design strategies, chiplets, and optical I/O integration to enhance performance and modularity. The increasing data complexity requires precise data tracking, cross-domain correlation, and insightful analytics to optimize yield, reliability, and throughput. Engineers are advised to implement unified data infrastructure, commonality correlation, scalable analytics workflows, and data genealogy management to effectively manage the data surge. Manufacturers need to build resilient data infrastructure and analytics workflows to leverage the benefits of chiplets and photonics without being overwhelmed by the data generated.

SemiWiki•
Modeling Chiplet Latency with VisualSim Architect

Modeling Chiplet Latency with VisualSim Architect

The article discusses how VisualSim Architect from Mirabilis Design enables engineers to model complex multi-die and chiplet-based systems before implementation, highlighting the importance of UCIe latency analysis when integrating chiplets from different vendors. It explores the comparison between 2- and 4-die CPU configurations to reveal performance, power, and thermal tradeoffs. Deepak Shankar, the Founder of Mirabilis Design, demonstrates the impact of transmitting different byte sizes across systems and the latency differences between 2-die and 4-die CPU models. The simulation results emphasize the significance of early optimization through system modeling using VisualSim Architect.

ElectronicDesign•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.