Tech News
Back to home
Technology

Does Your RISC-V Core Meet With The Standard?

Source

SemiEngineering

Published

TL;DR

AI Generated

The article discusses the challenges of verifying RISC-V cores to meet architectural conformance and implementation standards. It highlights the importance of architectural conformance verification, potential ecosystem fragmentation, and the difficulty of testing every instruction combination. The article also explores the role of RISC-V International in defining RISC-V core standards and the need for software compatibility. It emphasizes the distinction between architectural conformance and implementation verification, the complexity of verification tasks, and the importance of coverage metrics in ensuring design integrity.

Read Full Article

Similar Articles

Solving the EDA tool fragmentation crisis

Solving the EDA tool fragmentation crisis

Design teams are facing challenges with EDA tool fragmentation as specialized tools for IC verification struggle to share design data efficiently. The Calibre Connectivity Interface (CCI) aims to bridge this gap by transforming Layout vs. Schematic (LVS) verification data into a universal source that downstream tools can access accurately. CCI operates on the Standard Verification Database (SVDB) to provide rich connectivity data for various analysis tools, including parasitic extraction, electromagnetic simulation, and power integrity analysis. Integration with third-party tools like Empyrean's PEX, Phlexing's GloryEX, Synopsys StarRC, and Cadence QRC showcases CCI's ability to streamline workflows and enhance design accuracy. The article emphasizes the importance of seamless multi-tool integration in modern IC design to improve efficiency and accelerate time-to-market for semiconductor innovation.

SemiWiki•
AI agent designs a complete RISC-V CPU from a 219-word spec sheet in just 12 hours — comparably simple design required 'many tens of billions of tokens'

AI agent designs a complete RISC-V CPU from a 219-word spec sheet in just 12 hours — comparably simple design required 'many tens of billions of tokens'

Verkor.io's AI system, Design Conductor, autonomously designed a complete RISC-V CPU core from a 219-word spec sheet in just 12 hours, a significantly faster timeline compared to traditional chip design processes. The resulting processor, VerCore, is a five-stage pipelined core that achieved a CoreMark score of 3,261. While the system showed impressive capabilities, it still requires human experts to guide it towards a production-ready chip, and the compute requirements increase non-linearly with design complexity. Verkor plans to release VerCore's RTL source and build scripts soon and showcase an FPGA implementation at the Electronic Design Automation Conference.

Tom's Hardware•
How to Overcome the Advanced Node Physical Verification Bottleneck

How to Overcome the Advanced Node Physical Verification Bottleneck

Advanced semiconductor process technology poses challenges in physical verification, the final gate to manufacturing. With shrinking process nodes, the number of checks has quadrupled, leading to bottlenecks in full-chip runs that can take days to weeks. Synopsys IC Validator offers a solution with its scalable architecture, reducing turnaround time for checks like antenna and PERC ESD. The tool's HyperSync architecture improves performance for full-chip checks, and its Elastic Compute feature optimizes resource utilization. IC Validator is certified by leading foundries and aims to streamline physical verification for advanced designs.

SemiWiki•
Why Proof Convergence Matters

Why Proof Convergence Matters

The article discusses the importance of proof convergence in semiconductor verification as chip complexity increases. With more cores, interactions, and reliance on AI for AI chip development, achieving a definitive answer in verification becomes challenging. Ashish Darbari, CEO of Axiomise, emphasizes the impact of functional interactions on safety and security in designs. By identifying common patterns to prevent bugs and improve coverage, time to sign-off can be reduced.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.