Back to home
Technology

Distributed Authentication Framework Leveraging Multi-Party Computation In A Scalable Tree-Based Architecture (Univ. of Central Florida, Louisiana State)

Source

SemiEngineering

Published

TL;DR

AI Generated

Researchers from the University of Central Florida and Louisiana State University have introduced a new distributed authentication framework called AuthenTree, leveraging multi-party computation (MPC) in a scalable tree-based architecture. This framework aims to enhance security in chiplet-based heterogeneous systems by enabling secure chiplet validation without exposing raw signatures, distributing trust across multiple integrator chiplets. AuthenTree has shown minimal overhead, with an area as low as 0.48%, an overhead power under 0.5%, and an authentication latency below 1 microsecond, surpassing previous solutions. The framework is designed to address security threats in post-fabrication environments and establish a more efficient and scalable security solution for next-generation chiplet-based systems.

Read Full Article

Similar Articles

SemiEngineering

Optimal Heterogeneous Memory Configs for AI Tasks Under Specified Performance Metrics (Stanford, UCSC)

Researchers from Stanford University and the University of California, Santa Cruz have introduced a paper on "Heterogeneous Memory Design Exploration for AI Accelerators with a Gain Cell Memory Compiler." This paper focuses on the importance of on-chip memory systems that combine different technologies for optimal performance in AI tasks. The use of Gain Cell RAM (GCRAM) is highlighted for its advantages in density, power efficiency, and tunable retention compared to traditional SRAM. The OpenGCRAM compiler developed supports both SRAM and GCRAM, enabling the systematic identification of the best heterogeneous memory configurations for AI applications based on specific performance metrics.

SemiEngineering
S3 scales to petabytes a second on top of slow HDDs

S3 scales to petabytes a second on top of slow HDDs

Amazon Web Services' S3 storage service operates at a massive scale, handling 1 petabyte per second and 150 million requests per second using commodity hard drives. Despite hard drives being slower than SSDs due to mechanical limitations, S3 leverages their cost-effectiveness and sequential access optimization. Through techniques like erasure coding and massive parallelism, S3 achieves high throughput and tolerable latency, even under random access patterns. The system employs load-balancing strategies, such as shuffle sharding and the Power of Two Random Choices, to distribute data effectively and avoid hot spots. As S3 continues to grow, it focuses on rebalancing data, optimizing parallelism, and benefiting from workload decorrelation to enhance performance and scalability.

Hacker News
Benefits And Challenges Of Using Chiplets

Benefits And Challenges Of Using Chiplets

Moving to chiplets allows for more features in a smaller space, potentially leading to increased processing power, simpler designs, and higher yields. However, integrating chiplets is complex and involves considerations like coherent versus non-coherent interfaces and the choice between heterogeneous and homogeneous chiplets. Ashley Stevens from Arteris discusses the challenges and impacts of using chiplets in designs.

SemiEngineering
Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.