Back to home
Technology

Co-Simulation Framework for Parallel DNN Execution on Chiplet-Based Systems (UW–Madison, Washington State)

Source

SemiEngineering

Published

TL;DR

AI Generated

Researchers from the University of Wisconsin–Madison and Washington State University have published a technical paper introducing "CHIPSIM," a co-simulation framework for deep learning on chiplet-based systems. Traditional monolithic chips struggle to meet the demands of data-intensive applications like deep neural networks due to manufacturing challenges, leading to the adoption of chiplet-based architectures. CHIPSIM aims to provide a fast and accurate simulation approach for parallel DNN execution on chiplet-based systems, addressing the limitations of existing methods. The framework models computation and communication concurrently, offering improved accuracy, speed, and flexibility, along with power and thermal analysis capabilities.

Read Full Article

Similar Articles

SemiEngineering

Chiplet Standards Aim For Plug-n-Play

Chiplet standards are crucial for creating a marketplace where chiplets can be easily interchanged like LEGOs. Various standards are being developed to ensure interoperability and physical composability of chiplets, including die-to-die interconnect standards like Bunch of Wires (BoW) and Universal Chiplet Interconnect Express (UCIe). These standards cover system architecture, security, power delivery, data semantics, physical placement, testing, and more. Organizations like the Open Compute Project (OCP) are leading efforts to standardize chiplet-related aspects, such as packaging descriptions and system architectures. The goal is to pave the way for a plug-and-play chiplet marketplace, although challenges related to practical and economic factors still exist.

SemiEngineering
WEBINAR: Outrunning the Data Wave – Why we need to keep pace with the coming 400% data surge

WEBINAR: Outrunning the Data Wave – Why we need to keep pace with the coming 400% data surge

The semiconductor manufacturing industry is facing a significant surge in data volume, with data growth projected to reach 400% or more by 2030. To keep pace with this data wave, the industry is adopting advanced semiconductor design strategies, chiplets, and optical I/O integration to enhance performance and modularity. The increasing data complexity requires precise data tracking, cross-domain correlation, and insightful analytics to optimize yield, reliability, and throughput. Engineers are advised to implement unified data infrastructure, commonality correlation, scalable analytics workflows, and data genealogy management to effectively manage the data surge. Manufacturers need to build resilient data infrastructure and analytics workflows to leverage the benefits of chiplets and photonics without being overwhelmed by the data generated.

SemiWiki
Qnity and Silicon Catalyst Light a Path to Success  at the Chiplet Summit

Qnity and Silicon Catalyst Light a Path to Success at the Chiplet Summit

Qnity and Silicon Catalyst were highlighted at the Chiplet Summit, focusing on chiplet design and integration. Silicon Catalyst, an accelerator for semiconductor startups, showcased promising companies. Qnity, a strategic partner, is a major player in advanced electronics materials and solutions, impacting the semiconductor supply chain. With a vast technology base, Qnity aims to advance chiplet designs by addressing the complexities of the new chiplet supply chain dynamics. The company's interdisciplinary approach and collaboration across the supply chain position it uniquely in the chiplet market. Silicon Catalyst also featured other portfolio companies like Athos Silicon, CrossFire Technologies, HEPT Lab, and Quadric at the summit.

SemiWiki
Keynote: On-Package Chiplet Innovations with UCIe

Keynote: On-Package Chiplet Innovations with UCIe

The Universal Chiplet Interconnect Express (UCIe) standard, presented at the Chiplet Summit 2026, aims to revolutionize on-package chiplet integrations by enabling modular, high-performance chiplet architectures. UCIe addresses limitations of traditional SoC designs, offering benefits like overcoming reticle size constraints, reducing development time, and optimizing yields. With over 140 members, including industry giants like AMD, Intel, and NVIDIA, the UCIe Consortium promotes openness, backward compatibility, and continuous innovation. UCIe's evolution spans three generations, with UCIe 2.0 introducing vertical stacking for increased bandwidth density and low power consumption. Demonstrations have shown successful interoperability tests and high-speed data traffic, indicating a growing adoption of chiplet technology in various segments.

SemiWiki

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.