Technology

Changes In Mixed-Signal IC Verification

Source

SemiEngineering

Published

Nov 19, 2025

TL;DR

AI Generated

Analog and digital engineers are now required to collaborate more closely as the distinction between their roles blurs in advanced SoCs and multi-die assemblies. Traditionally, analog engineers relied on waveform analysis for verification, while digital engineers treated analog blocks as black boxes. Shekar Chetput from Cadence emphasizes the need for both digital and analog expertise to enhance mixed-signal simulations and ensure the reliability of complex and costly devices. The convergence of these engineering disciplines is driving changes in mixed-signal IC verification processes.

Read Full Article

Dr. L.C. Lu on TSMC Advanced Technology Design Solutions

Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.

SemiWiki•

8 hours ago

Intel details 18A-P process node, touts higher performance, lower power, and better thermals — 9% more performance, thermal conductivity improved by 50%

Intel is progressing with its 18A-P process node technology, boasting higher performance, lower power consumption, and improved thermals compared to its baseline 18A technology. The 18A-P process introduces new transistors, tighter process variability control, and enhanced thermals, potentially attracting interest from companies like Apple. This enhanced technology offers a 9% performance boost or an 18% power reduction compared to the base 18A process. Additionally, improvements in skew corner tightening, threshold voltage options, and metal stack resistance and capacitance contribute to better performance efficiency and yield. The 18A-P process also focuses on enhancing thermals, reliability, and voltage behavior critical for both client and data center applications.

Tom's Hardware•

10 hours ago

MIT Technology Review

Exclusive eBook: Inside the stealthy startup that pitched brainless human clones

The exclusive eBook delves into R3 Bio, a startup proposing brainless human clones as backup bodies for longevity. The startup's ethically charged vision raises concerns about cloning ethics. The eBook, available only to subscribers, explores the controversial pursuit of human longevity through cloning. Antonio Regalado's work sheds light on the startup's startling concept and its potential implications.

MIT Technology Review•

1 day ago

Solving the EDA tool fragmentation crisis

Design teams are facing challenges with EDA tool fragmentation as specialized tools for IC verification struggle to share design data efficiently. The Calibre Connectivity Interface (CCI) aims to bridge this gap by transforming Layout vs. Schematic (LVS) verification data into a universal source that downstream tools can access accurately. CCI operates on the Standard Verification Database (SVDB) to provide rich connectivity data for various analysis tools, including parasitic extraction, electromagnetic simulation, and power integrity analysis. Integration with third-party tools like Empyrean's PEX, Phlexing's GloryEX, Synopsys StarRC, and Cadence QRC showcases CCI's ability to streamline workflows and enhance design accuracy. The article emphasizes the importance of seamless multi-tool integration in modern IC design to improve efficiency and accelerate time-to-market for semiconductor innovation.