Tech News
Back to home
Technology

Accellera Strengthens Industry Collaboration and Standards Leadership at DVCon U.S. 2026

Source

SemiWiki

Published

TL;DR

AI Generated

Accellera Systems Initiative showcased its leadership in shaping electronic design and verification standards at DVCon U.S. 2026. The focus was on addressing system complexity in AI, automotive, HPC, and communications markets through workshops and tutorials. The Portable Stimulus Standard (PSS) workshop highlighted the shift towards modeling verification intent at a higher level of abstraction for improved scalability. Accellera also emphasized the evolution of SystemC to meet new architectural demands and the standardization of clock domain crossing verification. The organization's commitment to community-driven standards development and the importance of interoperability were key themes throughout the event.

Read Full Article

Similar Articles

Solving the EDA tool fragmentation crisis

Solving the EDA tool fragmentation crisis

Design teams are facing challenges with EDA tool fragmentation as specialized tools for IC verification struggle to share design data efficiently. The Calibre Connectivity Interface (CCI) aims to bridge this gap by transforming Layout vs. Schematic (LVS) verification data into a universal source that downstream tools can access accurately. CCI operates on the Standard Verification Database (SVDB) to provide rich connectivity data for various analysis tools, including parasitic extraction, electromagnetic simulation, and power integrity analysis. Integration with third-party tools like Empyrean's PEX, Phlexing's GloryEX, Synopsys StarRC, and Cadence QRC showcases CCI's ability to streamline workflows and enhance design accuracy. The article emphasizes the importance of seamless multi-tool integration in modern IC design to improve efficiency and accelerate time-to-market for semiconductor innovation.

SemiWiki•
How to Overcome the Advanced Node Physical Verification Bottleneck

How to Overcome the Advanced Node Physical Verification Bottleneck

Advanced semiconductor process technology poses challenges in physical verification, the final gate to manufacturing. With shrinking process nodes, the number of checks has quadrupled, leading to bottlenecks in full-chip runs that can take days to weeks. Synopsys IC Validator offers a solution with its scalable architecture, reducing turnaround time for checks like antenna and PERC ESD. The tool's HyperSync architecture improves performance for full-chip checks, and its Elastic Compute feature optimizes resource utilization. IC Validator is certified by leading foundries and aims to streamline physical verification for advanced designs.

SemiWiki•
SemiEngineering

Blog Review: Apr. 22

Siemens EDA, Synopsys, Cadence, Keysight, Arm, and SEMI experts discuss various tech topics in the latest blog review. Topics include coverage closure challenges in verification, electromagnetic simulation for accurate resistance models, verification complexities of CXL 4.0, ATM security risks, Arm Performance Libraries updates, sensor evolution, and more. Additionally, there are insights on advanced nodes, GaN transistors, DRAM performance, and MLF packaging methods in the Manufacturing, Packaging & Materials newsletter.

SemiEngineering•
Why Proof Convergence Matters

Why Proof Convergence Matters

The article discusses the importance of proof convergence in semiconductor verification as chip complexity increases. With more cores, interactions, and reliance on AI for AI chip development, achieving a definitive answer in verification becomes challenging. Ashish Darbari, CEO of Axiomise, emphasizes the impact of functional interactions on safety and security in designs. By identifying common patterns to prevent bugs and improve coverage, time to sign-off can be reduced.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.