Technology

A Verification Framework For Trojan Detection (U. of Kansas, U. of Florida)

Source

SemiEngineering

Published

Jan 24, 2026

TL;DR

AI Generated

Researchers from the University of Kansas and the University of Florida have published a technical paper titled "COVERT: Trojan Detection in COTS Hardware via Statistical Activation of Microarchitectural Events." The paper addresses the challenge of detecting hardware Trojans in Commercial Off-The-Shelf (COTS) components, which are often used in system design but can be susceptible to malicious logic. The COVERT framework aims to efficiently test for hardware Trojan implants in COTS microprocessors by identifying rare microarchitectural events and leveraging Large Language Models to generate test programs. The framework has been evaluated on open-source RISC-V COTS microprocessors, demonstrating high coverage in activating Trojan triggers and verifying the trustworthiness of these components.

Read Full Article

Solving the EDA tool fragmentation crisis

Design teams are facing challenges with EDA tool fragmentation as specialized tools for IC verification struggle to share design data efficiently. The Calibre Connectivity Interface (CCI) aims to bridge this gap by transforming Layout vs. Schematic (LVS) verification data into a universal source that downstream tools can access accurately. CCI operates on the Standard Verification Database (SVDB) to provide rich connectivity data for various analysis tools, including parasitic extraction, electromagnetic simulation, and power integrity analysis. Integration with third-party tools like Empyrean's PEX, Phlexing's GloryEX, Synopsys StarRC, and Cadence QRC showcases CCI's ability to streamline workflows and enhance design accuracy. The article emphasizes the importance of seamless multi-tool integration in modern IC design to improve efficiency and accelerate time-to-market for semiconductor innovation.

SemiWiki•

1 day ago

How to Overcome the Advanced Node Physical Verification Bottleneck

Advanced semiconductor process technology poses challenges in physical verification, the final gate to manufacturing. With shrinking process nodes, the number of checks has quadrupled, leading to bottlenecks in full-chip runs that can take days to weeks. Synopsys IC Validator offers a solution with its scalable architecture, reducing turnaround time for checks like antenna and PERC ESD. The tool's HyperSync architecture improves performance for full-chip checks, and its Elastic Compute feature optimizes resource utilization. IC Validator is certified by leading foundries and aims to streamline physical verification for advanced designs.

SemiWiki•

1 week ago

Why Proof Convergence Matters

The article discusses the importance of proof convergence in semiconductor verification as chip complexity increases. With more cores, interactions, and reliance on AI for AI chip development, achieving a definitive answer in verification becomes challenging. Ashish Darbari, CEO of Axiomise, emphasizes the impact of functional interactions on safety and security in designs. By identifying common patterns to prevent bugs and improve coverage, time to sign-off can be reduced.

SemiEngineering•

1 week ago

Demonstrating SPARK with a Mars Rover (Part 1): Cyber-Physical Systems

The article discusses how the Ada SPARK programming language is used to develop safety- and security-critical systems, focusing on a Mars Rover Demo platform as a real-life example of a cyber-physical system. The platform integrates embedded software with hardware components to sense surroundings and act in real-time. The article delves into formalizing safety properties, introducing getters for HAL (Hardware Abstraction Layer), and ensuring the system's integrity. The team demonstrates how SPARK can address safety and reliability issues, emphasizing the importance of formal verification and safety monitoring in high-integrity embedded development.

ElectronicDesign•

2 weeks ago