A Fundamental Rethinking Of Memory Hierarchy Design (Stanford University)
Researchers at Stanford University and an independent researcher published a technical paper titled "The Future of Memory: Limits and Opportunities," proposing a new memory hierarchy design. They suggest breaking memory into smaller slices tightly coupled with compute elements instead of large shared memories, addressing challenges of scaling and signaling. Leveraging 2.5D/3D integration, this design enables private local memory for faster data access and reduced costs. In-package memory elements provide better bandwidth and energy efficiency compared to DRAM, allowing for efficient data placement and movement. The proposed hardware-software approach aims to optimize memory performance and overcome current limitations.
SemiEngineering•