Technology
TSMC employees reportedly stole 2nm trade secrets to share with Rapidus — accused are said to have shared 'hundreds of process integration technical photos'
Source
Tom's Hardware
Published
Similar Articles
Dr. L.C. Lu on TSMC Advanced Technology Design Solutions
Dr. L.C. Lu, a key figure at TSMC, focuses on design-technology co-optimization, packaging innovations, and AI-driven methodologies for next-gen semiconductor systems. TSMC emphasizes DTCO and DDCL innovations for scaling from N5 to A14 nodes, with NanoFlex and NanoFlex Pro architectures offering efficiency gains. N2P and N2U nodes incorporate advanced DTCO and power delivery optimizations, with hybrid dual-rail architectures achieving significant energy savings. TSMC collaborates with EDA partners for AI integration, enhancing productivity and design quality. Advanced packaging technologies like CoWoS and SoIC play a crucial role in enabling AI scaling, with memory bandwidth and interconnect performance scaling aggressively. TSMC addresses power delivery and thermal management challenges in AI systems through advanced solutions. TSMC's advancements in design methodologies and AI-driven automation promise improved productivity and scalability in chip-package co-design.
SemiWiki•
Bolt Graphics tapes out its first Zeus GPU test chip on TSMC 12nm — firm touts 17x lower cost of compute
Bolt Graphics has successfully taped out its first Zeus GPU test chip on TSMC's 12nm process, transitioning from FPGA emulation to manufactured silicon. The company claims a significant 17 times lower cost of compute with this move. The test chip will undergo customer benchmarking before a planned production increase in Q4 2027, targeting markets like HPC and graphics rendering. Bolt's Zeus GPU, initially introduced in 2025, aims to offer high performance and efficiency, with plans to utilize more advanced nodes for final production. The company's product pipeline exceeds $500 million, with significant interest from various stakeholders, though specific funding details remain undisclosed.
Tom's Hardware•
TSMC unveils process technology roadmap through 2029 — A12, A13, N2U announced, A16 slips to 2027
TSMC unveiled its process technology roadmap through 2029, introducing A12, A13, and N2U while pushing back A16 to 2027. The company emphasized a segmented strategy for nodes based on end-market requirements rather than a one-size-fits-all approach. A13 and N2U are geared towards client applications, offering incremental improvements and IP reuse, while A16 and A12 target AI and HPC applications with significant performance enhancements. Notably, A13 and A12 will not require High-NA EUV lithography tools, showcasing TSMC's innovative scaling approach.
Tom's Hardware•
Samsung engineer sentenced to 7 years in prison for selling chipmaking trade secrets to Chinese chipmaker — ex-employee supplied 10nm DRAM data to CXMT for $2 million
A Samsung engineer has been sentenced to seven years in prison for selling chipmaking trade secrets to Chinese chipmaker CXMT. The engineer, known as "Jeon," supplied detailed steps on DRAM manufacturing to CXMT for $2 million, causing potential trillions in losses for South Korea. Jeon's low compensation at Samsung was considered a mitigating factor in the sentencing. The stolen information allegedly helped CXMT advance its technology, leading to concerns about lost sales for Samsung and potential national security implications. The incident highlights the ongoing challenges of protecting intellectual property in the tech industry.
Tom's Hardware•