Tech News
Back to home
Technology

Emulation-based SoC Security Verification (U. of Florida)

Source

SemiEngineering

Published

TL;DR

AI Generated

Researchers at the University of Florida have published a technical paper titled "Emulation-based System-on-Chip Security Verification: Challenges and Opportunities," focusing on the importance of security validation in semiconductor design due to increasing system-on-chip (SoC) complexity. The paper highlights hardware emulation as a crucial pre-silicon verification technology that allows for high-throughput execution of designs under realistic conditions for security analysis. It covers various aspects of emulation-based security verification workflows, including instrumentation, stimulus generation, and runtime monitoring. The paper also discusses emerging trends like AI-assisted emulation and automated vulnerability assessment, positioning emulation as a key element in ensuring hardware security.

Read Full Article

Similar Articles

SNK is launching the NeoGeo AES+ - a modern version of its 90s console starting at $250

SNK is launching the NeoGeo AES+ - a modern version of its 90s console starting at $250

SNK is releasing the NeoGeo AES+, a modern version of its 90s console, available for pre-order starting at $250. The console retains the original design but includes modern features like HDMI output, language selection, and high-score saves. It uses re-engineered ASIC chips for emulation, supporting both new and original NeoGeo AES cartridges. The standard version is priced at $249.99, with premium editions available for $349.99 and $999. The console comes with an Arcade Stick and initial game titles like Metal Slug and The King of Fighters 2002.

TweakTown•
Hardening the Silicon: Why Analog Anti-Tamper IP is the New Security Baseline

Hardening the Silicon: Why Analog Anti-Tamper IP is the New Security Baseline

Protecting hardware-level vulnerabilities is becoming crucial as hackers use more complex tampering techniques, especially with the mass deployment of connected devices. Analog anti-tamper IP and sensors are essential in strengthening hardware security to prevent unauthorized access and manipulation. Attacks, like fault injection and side channel analysis, are increasingly sophisticated, emphasizing the need for hardened hardware security. Analog sensors can detect abnormal conditions and trigger responses to thwart attacks, providing a critical layer of protection that digital security alone cannot offer. Agile Analog's tools aim to simplify the development of analog security components, addressing challenges in implementing advanced hardware security measures.

SemiWiki•
NoC Matters: Designing the Backbone of Next-Gen AI SoCs

NoC Matters: Designing the Backbone of Next-Gen AI SoCs

The role of the network-on-chip (NoC) in modern AI SoC design has become crucial for system performance, power efficiency, and scalability, with data movement being a key factor. NoC architecture must be a primary design consideration due to the increasing complexity of AI-centric SoCs with diverse accelerators. Coherency models, specialized NoC hardware units, and physical floorplanning are essential aspects that impact system performance and efficiency. A structured methodology for NoC development, including traffic modeling, topology exploration, and physical partitioning, is crucial for successful implementation. Treating the NoC as a fundamental system-level design element is essential for achieving scalable performance and efficient power usage in complex AI SoCs.

SemiWiki•
From Wooden Boards to White Gloves: How FPGA Prototyping and Emulation Became Two Worlds of Verification… and How the Convergence Is Unfolding

From Wooden Boards to White Gloves: How FPGA Prototyping and Emulation Became Two Worlds of Verification… and How the Convergence Is Unfolding

FPGA prototyping and hardware emulation initially developed separately to address the need for implementing digital designs in reconfigurable hardware. Emulation focused on managing complexity, while prototyping aimed for speed and real-world execution. Over time, market forces and technological advancements have brought these two approaches closer together under the hardware-assisted verification (HAV) umbrella. The convergence of emulation and prototyping has led to more complementary workflows spanning functional correctness, performance analysis, power validation, and software-stack system bring-up. The evolution from manual breadboarding to sophisticated verification platforms reflects the semiconductor industry's shift towards full-stack system validation in the era of software-defined systems.

SemiWiki•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.