Back to home
Technology

Better Contact Resistance in Top-Gate CNFETs through Self-Aligned MoOx Nanoparticle Contact Doping (NYCU et al.)

Source

SemiEngineering

Published

TL;DR

AI Generated

Researchers at National Yang Ming Chiao Tung University and National Center for Instrumentation Research have published a technical paper on improving contact resistance in top-gate carbon nanotube transistors (CNFETs) using self-aligned MoOx nanoparticle contact doping. The study addresses the issue of high contact resistance in CNFETs, which hampers device performance, by employing numerical modeling and experimental validation with MoOx-doped contacts. The results show a 58% reduction in contact resistance, increased output current, and a lowered Schottky barrier height. This research demonstrates the effectiveness of self-aligned MoOx contact doping as a scalable solution to mitigate contact resistance in CNFETs.

Read Full Article

Similar Articles

Researchers find a way to heat 3D printer filament using microwaves, enabling fusing circuits inside printed objects — tech supports precise heating down to the width of a human hair

Researchers find a way to heat 3D printer filament using microwaves, enabling fusing circuits inside printed objects — tech supports precise heating down to the width of a human hair

Researchers at Rice University have developed a new 3D printing process using microwaves, called Meta-NFS, that can heat nanoparticle ink with extreme precision. This technology allows for the fusing of circuits inside 3D printed objects, a capability previously unattainable with traditional manufacturing methods. Meta-NFS enables the use of a wider range of materials and improves production efficiency by adjusting microwave power in real-time. The applications of this technology include integrating electronics into soft materials like robots, implants, and plants, showcasing its potential for groundbreaking advancements in electronic manufacturing.

Tom's Hardware
Chip Can Project Video the Size of a Grain of Sand

Chip Can Project Video the Size of a Grain of Sand

A chip has been developed that can project video on a scale as small as a grain of sand. Originally designed for steering lasers in quantum computers, this MEMS array technology has found new applications in image projection. Researchers have demonstrated its capabilities by projecting the Mona Lisa using a long split-electrode device. This innovation could have implications for various fields, including semiconductors, biomedical imaging, and consumer electronics.

IEEE Spectrum
SemiEngineering

Research Bits: Apr. 6

Researchers from various universities have made significant advancements in memristor technology. At Loughborough University, a memristor reservoir computing chip was developed, showing improved energy efficiency compared to software-based solutions. At the University of Michigan, a memristor made from 2D bismuth selenide demonstrated long-term data retention and analog tuning capabilities. Additionally, researchers from the University of Cambridge, Beijing Institute of Technology, and Lund University created a highly stable, low-energy hafnium oxide memristor. These developments pave the way for more efficient and versatile AI applications in the future.

SemiEngineering
Microsoft-backed start-up raises $40 million for helium atom beam lithography that could print chips at atomic resolution — 0.1nm beam is 135 times narrower than ASML's EUV light

Microsoft-backed start-up raises $40 million for helium atom beam lithography that could print chips at atomic resolution — 0.1nm beam is 135 times narrower than ASML's EUV light

Norwegian start-up Lace Lithography, backed by Microsoft, secured $40 million in funding to develop a chipmaking tool using a helium atom beam for atomic resolution printing on silicon wafers. The technology boasts a beam width of 0.1 nanometers, significantly narrower than ASML's EUV scanners. Lace's system, named "BEUV," surpasses traditional lithography by utilizing neutral helium atoms instead of photons, potentially enabling chip manufacturers to achieve "ultimately atomic resolution." While Lace's innovative approach differs from other lithography alternatives, transitioning from prototype to production remains a significant challenge, with a target for a pilot fab test tool by 2029.

Tom's Hardware

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.