Tech News
Back to home
Technology

AMD and Eviden unveil Europe's second exascale system — EPYC 'Venice' and Instinct MI430X powered system breaks the ExaFLOP barrier

Source

Tom's Hardware

Published

TL;DR

AI Generated

AMD and Eviden have revealed plans for Europe's second exascale system, the Alice Recoque supercomputer, which will utilize AMD's EPYC 'Venice' CPUs and Instinct MI430X accelerators to surpass 1 ExaFLOPS in performance. The system, costing over €554 billion, will cater to AI and scientific research projects and feature AMD's upcoming processors and accelerators, as well as FPGAs for enhanced flexibility. The supercomputer will be installed in France and funded by EuroHPC JU, the Digital Europe Programme, and the Jules Verne consortium, supporting various research initiatives across Europe. With the expected introduction of AMD's new components in 2026, the Alice Recoque supercomputer is likely to be operational by 2027 or 2028.

Read Full Article

Similar Articles

China announces CPU-only exascale supercomputer with 47,000 homemade processors, record 2 Exaflops of performance without GPUs — Lingshen super said to use Huawei Kunpeng servers and no foreign-made components

China announces CPU-only exascale supercomputer with 47,000 homemade processors, record 2 Exaflops of performance without GPUs — Lingshen super said to use Huawei Kunpeng servers and no foreign-made components

China's National Supercomputing Center in Shenzhen unveiled the Lingshen supercomputer project, aiming for over 2 ExaFLOPS performance using 47,000 homemade processors without GPUs or foreign components. The system, designed to surpass the current fastest supercomputer, El Capitan, would utilize Huawei Kunpeng servers and Arm-based Taishan cores. The project includes a pilot phase with 100 servers and a full production system with 1,580 blade servers. While China's claims of achieving 2+ ExaFLOPS are ambitious, questions remain about the feasibility of surpassing existing supercomputing benchmarks without GPUs or foreign-made CPUs.

Tom's Hardware•
Bolt Graphics tapes out its first Zeus GPU test chip on TSMC 12nm — firm touts 17x lower cost of compute

Bolt Graphics tapes out its first Zeus GPU test chip on TSMC 12nm — firm touts 17x lower cost of compute

Bolt Graphics has successfully taped out its first Zeus GPU test chip on TSMC's 12nm process, transitioning from FPGA emulation to manufactured silicon. The company claims a significant 17 times lower cost of compute with this move. The test chip will undergo customer benchmarking before a planned production increase in Q4 2027, targeting markets like HPC and graphics rendering. Bolt's Zeus GPU, initially introduced in 2025, aims to offer high performance and efficiency, with plans to utilize more advanced nodes for final production. The company's product pipeline exceeds $500 million, with significant interest from various stakeholders, though specific funding details remain undisclosed.

Tom's Hardware•
TSMC Technology Symposium 2026 Overview

TSMC Technology Symposium 2026 Overview

The 2026 TSMC Technology Symposium in Silicon Valley highlighted the semiconductor industry's accelerated growth, driven by AI and HPC. TSMC projects a 30-40% revenue growth, with chip pricing playing a significant role. The industry is moving towards a $1 trillion revenue mark, with AI and HPC expected to contribute over 55% of total demand by 2030. Advanced nodes like TSMC N2U and A13 focus on enhancing power, performance, and area, while technologies like CoWoS and SoIC enable integration for improved compute density. The shift towards system-level optimization and innovations like co-packaged optics are shaping the future of semiconductor technology.

SemiWiki•
GTC 2026: Ian Buck press Q&A transcript — VP of Hyperscale and HPC speaks out on shelving CPX and shipping LPU decode this year

GTC 2026: Ian Buck press Q&A transcript — VP of Hyperscale and HPC speaks out on shelving CPX and shipping LPU decode this year

Nvidia's VP of Hyperscale and HPC, Ian Buck, discussed key developments at GTC 2026, including the shelving of CPX to focus on LPU decode architecture this year. The Vera CPU, designed for AI data centers, was highlighted for its agentic capabilities and efficient performance. Buck also touched on the Intel NVLink Fusion partnership progress and the integration of LPX with Vera Rubin for enhanced AI token generation. The session delved into the scalability of Nvidia's Vera Rubin architecture, emphasizing the importance of software optimization in achieving performance gains.

Tom's Hardware•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.