Tech News
Back to home
Technology

3DKs: Making Headway On Chiplet Standards

Source

SemiEngineering

Published

TL;DR

AI Generated

The article discusses the progress being made on chiplet standards, particularly in the development of 3DKs (assembly, test, material, and package design kits). The Open Compute Project (OCP) and JEDEC are working on creating a free and open chiplet marketplace to enable companies of all sizes to benefit from multi-chiplet systems. These design kits aim to streamline the process of designing, assembling, testing, and validating systems-in-package (SiPs). The goal is to extend the success of process design kits (PDKs) from the semiconductor industry into the packaging world. The article highlights the importance of collaboration and standardization in advancing chiplet technology.

Read Full Article

Similar Articles

SemiEngineering

Panel-Level Packaging’s Second Wave Meets Engineering Reality

Panel-level packaging is gaining traction due to economic pressures and the increasing size of AI accelerators and HPC packages. Glass substrates are being explored to address warpage and dimensional stability issues, but they introduce new failure modes that require material solutions. Challenges in panel-level processing include materials and process integration, not just packaging problems. The industry is moving towards panels driven by economic and technological shifts, but solving these challenges requires a holistic approach.

SemiEngineering•
SemiEngineering

Chiplet Standards Aim For Plug-n-Play

Chiplet standards are crucial for creating a marketplace where chiplets can be easily interchanged like LEGOs. Various standards are being developed to ensure interoperability and physical composability of chiplets, including die-to-die interconnect standards like Bunch of Wires (BoW) and Universal Chiplet Interconnect Express (UCIe). These standards cover system architecture, security, power delivery, data semantics, physical placement, testing, and more. Organizations like the Open Compute Project (OCP) are leading efforts to standardize chiplet-related aspects, such as packaging descriptions and system architectures. The goal is to pave the way for a plug-and-play chiplet marketplace, although challenges related to practical and economic factors still exist.

SemiEngineering•
SemiEngineering

Silicon Photonics Lights The Way To More Efficient Data Centers

Silicon photonics is paving the way for more efficient data centers by potentially increasing bandwidth density and reducing power consumption, particularly driven by AI workloads. However, challenges such as process compatibility, thermal issues, and mechanical stress arise due to the use of various materials in photonic interconnects. Integrated electro-optical I/O modules are the desired outcome, but design and process complexities need to be addressed. The article delves into the technical aspects of silicon photonics, including the components involved, such as light sources, modulators, waveguides, and photodetectors, as well as the challenges of integrating optical and electronic components for efficient data transmission.

SemiEngineering•
SemiEngineering

The Thermal And Power Realities Of The AI Era

The article discusses the significant energy consumption challenges posed by the rapid growth of AI, with data centers globally consuming large amounts of electricity. To address this, the industry is moving towards multi-die architectures and advanced packaging to reduce energy requirements for computing. The shift to 3D stacking and chiplets is driving growth in the advanced packaging market. However, challenges like thermal management, interconnect parasitics, and power delivery architectures need to be overcome through industry-wide collaboration. The SEMI Advanced Packaging and Heterogeneous Integration Technology Coalition is focusing on developing common standards and technology roadmaps to tackle these issues collectively.

SemiEngineering•

We use cookies

We use cookies to ensure you get the best experience on our website. For more information on how we use cookies, please see our cookie policy.